## 1 · WHAT IS CLAIMED IS:

a signal terminal;

operational mode of the memory circuit.

2	1.	A buffer circuit mounted in a memory circuit and comprising:

- a synchronous input buffer having an input coupled to said signal terminal;
- an asynchronous input buffer having an input coupled to said input terminal;

6 and

3

a switching circuit which selectively outputs an output of said synchronous

input buffer or an output of said asynchronous input buffer according to an

10

11

9

2. The circuit of claim 1, wherein an output of the switching circuit enables and disables a termination resistance of the memory circuit.

13

14

15

16

12

3. The circuit of claim 2, wherein the switching circuit is responsive to an operational mode signal which is supplied externally of the memory circuit to selectively output the output of said synchronous input buffer or the output of said

asynchronous input buffer.

4. The circuit of claim 1, further comprising an operational mode detection circuit, wherein the switching circuit is responsive to an output of the operational mode detection circuit to selectively output the output of said synchronous input buffer or the output of said asynchronous input buffer.

5. The circuit of claim 3, wherein the operational mode signal is indicative of an active mode, a stand-by mode and a power-down mode of the memory circuit, and wherein a delay locked loop (DLL) circuit or a phase locked loop (PLL) circuit of the memory circuit is active when the memory circuit is in the active mode, and wherein the DLL circuit or the PLL circuit is inactive during the stand-by mode and the power-down mode.

6. The circuit of claim 4, wherein the switching circuit is responsive to an operational mode signal which is supplied externally of the memory circuit to

selectively output the output of said synchronous input buffer or the output of said asynchronous input buffer, wherein the operational mode signal is indicative of an active mode, a stand-by mode and a power-down mode of the memory circuit, and wherein a delay locked loop (DLL) circuit or a phase locked loop (PLL) circuit of the memory circuit is active when the memory circuit is in the active mode, and wherein 5 the DLL circuit or the PLL circuit is inactive during the stand-by mode and the 6 power-down mode. 7

8

9

10

11

2

3

4

The circuit of claim 2, wherein the switching circuit is responsive to a 7. value stored in a mode register of the memory circuit to selectively output the output of said synchronous input buffer or the output of said asynchronous input buffer.

13

14

15

16

12

- 8. An active termination circuit mounted in a memory circuit and comprising:
- a termination resistor which provides a termination resistance for the

memory circuit; and

a control circuit which receives an externally supplied active termination control signal, and which selectively switches on and off the termination resistor in response to the active termination control signal;

wherein said control circuit includes a synchronous input buffer and an asynchronous input buffer which each receive the active termination control signal, and a switching circuit which selectively outputs an output of said synchronous input buffer or an output of said asynchronous input buffer according to an operational mode of the memory circuit, and wherein an output of said switching circuit controls an on/off state of said termination resistor.

9. The circuit of claim 8, wherein the switching circuit selects the output of the synchronous input buffer when the memory circuit is in an active operational mode, and selects the output of the asynchronous input buffer when the memory circuit is in a standby or power-down operational mode.

	10. The direction claim 6, further comprising a mode register which stores a
2	value indicative of an operational mode of the control circuit, wherein the control
3	circuit is deactivated when the operational mode of the control circuit is off, and
4	wherein the control circuit is activated to output the output of said synchronous
5 .	input buffer or the output of said asynchronous input buffer when the operational
6	mode of the control circuit is on.

7

8

11

12

13

14

15

16

6

- 11. A memory system comprising:
- a bus line; 9
- a plurality of memory circuits coupled to said bus line; 10
  - a chip set, coupled to said bus line, which supplies a plurality of active termination control signals to said memory circuits according to an operational mode of said memory circuits;

wherein each of the plurality of memory circuits includes a termination resistor and a control circuit, and wherein said control circuit receives the active termination control signal supplied to the memory circuit thereof, and selectively switches on and off the termination resistor in response to the active termination control signal;

wherein said control circuit includes a synchronous input buffer and an asynchronous input buffer which each receive the active termination control signal, and a switching circuit which selects one of an output of said synchronous input buffer or an output of said asynchronous input buffer according to an operational mode of the memory circuit containing said buffer circuit, and wherein an output of said switching circuit controls an on and off state of said termination resistor.

12. The memory system of claim 11, wherein the switching circuit selects

the output of the synchronous input buffer when the memory circuit is in an active operational mode, and selects the output of the asynchronous input buffer when the memory circuit is in a standby or power-down operational mode.

13. The memory system of claim 11, further comprising a plurality of memory modules each having at least one of the plurality of memory circuits

1	•	mounted thereto, wherein the plurality of active termination control signals are
2		supplied to the memory circuits of the plurality of memory modules, respectively,
3	٠	such that the memory circuits of each memory module receive a same one of the

plurality of active termination control signals.

14. The memory system of claim 12, further comprising a plurality of memory modules each having at least one of the plurality of memory circuits mounted thereto, wherein the plurality of active termination control signals are individually supplied to the memory circuits of the plurality of memory modules, respectively, such that the memory circuits of each memory module receive a different one of the plurality of active termination control signals.

15. The memory system of claim 12, wherein the plurality of memory
 circuits are DRAM circuits mounted in dual in-line memory modules.

16. The memory system of claim 11, wherein the plurality of active

1 .	termination control signals are individually supplied to the memory circuits of each
2	side of a plurality of dual in-line memory modules, respectively, such that each side
3	of the dual in-line memory modules receive a different one of the plurality of active
4.	termination control signals.
5	
6	17. A memory system comprising:
7	a bus line;
8	a plurality of memory modules coupled to said bus line, wherein each of the
9	memory modules has at least two sides, and wherein a plurality of memory circuits
10	are mounted on each side of the memory modules; and
11	a chip set, coupled to said bus line, which supplies a plurality of active
12	termination control signals to said memory module;
13	wherein an operational mode of the plurality of memory circuits mounted or
14	each side of the memory modules are controlled individually;

15

16

wherein the plurality of active termination control signals are supplied to the

memory circuits of each side of the memory modules receive a same one of the
plurality of active termination control signals;

wherein each of the plurality of memory circuits includes a termination resistor, a control circuit, and a mode register which stores data indicative of an operational mode of the memory modules;

wherein said control circuit includes a synchronous input buffer and an asynchronous input buffer which each receive the active termination control signal, and a switching circuit which selects one of an output of said synchronous input buffer or an output of said asynchronous input buffer according to the date of the mode register, and wherein an output of said switching circuit controls an on/off state of said termination resistor.

18. The memory system of claim 17, wherein said switching circuit selects the output of said synchronous input buffer when the plurality of memory circuits mounted on at least one side of a corresponding memory module are in an active operational mode, and selects the output of said asynchronous input buffer when

1 .	the plurality of memory circuits mounted on both sides of the corresponding
2	memory module are in a standby or power-down operational mode.
3	
4	19. A method for controlling an operation of a memory circuit:
5	applying an input signal to a synchronous input buffer and to an
6	asynchronous input buffer of the memory circuit; and
7	selectively outputting an output of the synchronous input buffer or an output
8	of the asynchronous input buffer according to an operational mode of the memory
9	circuit.
10	·
11	20. The method of claim 19, further comprising enabling and disabling a
12	termination resistance of the memory circuit according to the selected output of the
13	synchronous input buffer or the asynchronous input buffer.
14	
15	21. The circuit of claim 20, further comprising receiving an operational
16	mode signal which is supplied externally of the memory circuit, wherein a value of

the operational mode signal controls the selective outputting of the output of the synchronous input buffer or the output of the asynchronous input buffer.

5.

22. The circuit of claim 20, further comprising receiving a value stored in a mode register of the memory circuit, wherein the value of the mode register controls the selective outputting of the output of the synchronous input buffer or the output of the asynchronous input buffer.

- 23. A method of controlling an on/off state of a termination resistor of a memory circuit, said method comprising:
- supplying an active termination control signal to both a synchronous input buffer and an asynchronous input buffer of the memory circuit;

selecting an output of the synchronous input buffer when the memory circuit is in an active operational mode, and selecting an output of the asynchronous input buffer when the memory circuit is in a standby or power-down operational mode; and

setting an on/off state of the termination resistor according to the selected one of the output of the synchronous input buffer or the output of the asynchronous input buffer.

1 .

2 ·

24. A method of controlling a plurality of termination resistors of a respective plurality of memory circuits in a memory system, the memory system having a plurality of memory modules connected to a data bus, each of the memory modules for mounting at least one of the plurality of memory circuits thereto, said method comprising:

supplying an active termination control signal to both a synchronous input buffer and an asynchronous input buffer of each of the memory circuits of each of the memory modules;

selecting, in each memory circuit, an output of the synchronous input buffer when the memory circuit is in an active operational mode, and selecting an output of the asynchronous input buffer when the memory circuit is in a standby or power-down operational mode; and

setting, in each memory circuit, an on/off state of the termination resistor according to the selected one of the output of the synchronous input buffer or the output of the asynchronous input buffer.

25. A method of controlling a plurality of termination resistors of a respective plurality of memory circuits in a memory system, the memory system having at least a first memory module and a second memory module connected to a data bus, each of the memory modules for mounting at least one of the plurality of memory circuits thereto, said method comprising:

transmitting, in response to a read/write instruction of the first memory module, an active termination control signal to the memory circuits of each of the second memory module;

supplying the active termination control signal to both a synchronous input buffer and an asynchronous input buffer of each of the memory circuits of the second memory module;

selecting, in each of the memory circuits of the second memory module, an

- output of the synchronous input buffer when the second memory module is in an
- active operational mode, and selecting an output of the asynchronous input buffer
- when the second memory module is in a standby or power-down operational mode;
- 4 and
- setting, in each memory circuit of the second memory module, an on/off
- state of the termination resistor according to the selected one of the output of the
- y synchronous input buffer or the output of the asynchronous input buffer.